
M. A. Bayoumi and E. E. Swartzlander, "VLSI
Signal processing Technology," Kluwer Academic Publishers,
1994.
L. E. Thon, "LowPower Digital DiskDrive Electronics,"
In Arcitectural and Circuit design for Portable Electronic Systems ,
Lausanne, 1997.
Y. Leblebici, A. Kepkep, F. K. Gürkaynak, H. Özdemir,
and U. Çilingiroğlu, "A Fully Pipelined Programmable Image
Filter Architecture Based on Capacitive ThresholdLogic," accepted
for publication on IEEE Trans. on VLSI Sytems.
C. Piguet, "Ultra LowPower Digital Design," in CMOS
\& BiCMOS IC Design'97 , Lausanne, 1997.
R. Zimmermann, "Computer Arithmetic: Principles, Architectures,
and VLSI Design," Lecture notes, Integrated Systems Laboratory,
ETH Zürich, 1997.
T.H. Meng, "Between ASICS and MMX: The Window for
MediaProcessors," In Arcitectural and Circuit design for Portable
Electronic Systems, Lausanne, 1997.
Y. Leblebici, A. Kepkep, F. K. Gürkaynak, H.Özdemir,
and U. Çilingiroğlu, "Fully Programmable Real Time (3x3)
Image Filter Based on Capacitive ThresholdLogic Gates," In Proc.
of IEEE International Symposium on Circuits and Systems 1997,
pp 20722075, 1997.
H. Özdemir, A. Kepkep, B. Pamir, Y. Leblebici, and U. Çilingiroğlu, "A Capacitive ThresholdLogic Gate," IEEE Journal of Solid
State Circuits , vol SC31, pp.11411149, August, 1996.
Y. Leblebici, H. Özdemir, A. Kepkep, and
U.Çilingiroğlu, "A Compact (8x8)Bit Serial/Parallel Multiplier Based on Capacitive
Threshold Logic," Proc. 1995 European Conference on Circuit Theory
and Design , pp. 5558, August, 1995.
Y. Leblebici, H. Özdemir, A. Kepkep, and U. Çilingiroğlu, "A Compact Parallel (31,5)Counter Circuit Based on Capacitive
ThresholdLogic Gates", IEEE Journal of Solid State Circuits ,
vol SC31, pp.11771183, August, 1996.
Y. Leblebici, F. K. Gürkaynak, and D. Mlynek, "A Compact
31Input Programmable Majority Gate Based on Capacitive Threshold
Logic," accepted for presentation at the 1998 IEEE International Symposium
on Circuits and Systems.
T. Huisman, "Counters and Multipliers with Threshold Logic,"
Master's Thesis, Laboratory of Computer Architecture and Digital
Techniques (CARDIT) , Faculty of Electrical Engineering, Delft
University of Technology, 16834028(1995)08, May, 1995.
E.E. Swartzlander, "Parallel Counters," IEEE Trans.
Computers , vol. C22, pp 10211024, September, 1973.
L. Dadda, "Some Schemes for Parallel Multipliers,"
Alta
Frequenza , vol 34, pp. 349356, May, 1965.
R. Minnick, "Linear Input Logic", IRE Trans. on Electronic
Computers , vol:EC10,pp. 616, March, 1961.
W. H. Kautz, "The Realization of Symmetric Switching Functions
with Linear Input Logical Elements," IRE trans. on Electronic
Computers , vol:EC10, pp. 371378, September, 1961.
C.I. Göknar, Personal Correpondance.
J. Yuan and C. Svensson, "High Speed CMOS Circuit Technique",
IEEE Journal of Solid State Circuits , vol SC24, pp.6270,
1989.
S. M. Kang, and Y. Leblebici , "CMOS Digital Integrated
Circuits, Analysis and Design", McGrawHill , 1996.
B. Aksoy, "0.8umCMOS AMS Teknolojisinde ASIC İşlem
Blokları (Functional ASIC Blocks for the 0.8um CMOS AMS Technology)",
Final Project , Faculty of Electrical and Electronics Engineering,
Istanbul Technical University, June 1997.
N.H.E. Weste and K. Eshraghian, "Principles of CMOS VLSI
Design," Addison Wesley , 1993.
R. Zimmermann and W. Fichtner, "LowPower Logic Styles:
CMOS Versus PASSTransistor Logic," IEEE Journal of Solid State
Circuits , vol SC32, pp.10791090, July, 1997.
A. P. Chandrakasan and R. W. Brodersen, "Low Power Digital
CMOS Design", Kluwer Academic Publishers , 1995.
J. M. Rabaey, "Digital Integrated Circuits, A Design
Perspective," PrenticeHall , 1996.
H. J. Pfleiderer, "Systolic Arrays," in Advanced
Digital IC Design, Lausanne, 1997.
J. M. Wang, S.C. Fang, and W.S. Feng, "New efficient Designs
for XOR and XNOR Functions on the Transistor Level," IEEE Journal
of Solid State Circuits, vol SC29, pp.780786, July, 1994.